DOCKET NO. 91-C-134D2 (STMI01-00098) Customer No. 30425

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of : Ravishankar Sundaresan

United States Serial No. : to be assigned

Filing Date : to be assigned

Prior United States Serial No. : 08/193,725

Prior Filing Date : February 9, 1994

Prior Examiner : G.C. Eckert, II

Prior Group Art Unit : 2815

Title : METHOD OF FORMING ASYMMETRICAL

POLYSILICON THIN FILM TRANSISTOR (AS

AMENDED)

MAIL STOP PATENT APPLICATION

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

INFORMATION DISCLOSURE STATEMENT

Pursuant to the duty of disclosure under 37 C.F.R. § 1.56, Applicant submits this statement. This submittal is made in accordance with 37 C.F.R. §§ 1.97 and 1.98 and § 609 of the Manual of Patent Examining Procedure. The patents, publications and other information herein are listed below and on the attached Form PTO/SB/08. In accordance with 37 C.F.R.

§1.98(d), these references were previously cited by or submitted to, the Office in parent patent application Serial No. 08/193,725, and therefore copies of the cited references are not required.

U.S. Patent No.	<u>Inventor</u>	<u>Date</u>
4,581,623	Wang	Apr. 8, 1986
4,592,825	Yoshida	Aug. 28, 1990
5,112,764	Mitra et al	May 12, 1992
5,198,379	Adan	March 30, 1993
5,262,655	Ashida	Nov. 16, 1993
Foreign Patent No.	Country	<u>Date</u>
7132365	Japan	Aug. 16, 1982
3-260162	Japan	Oct. 27, 1988
1-179367	Japan	July 17, 1989
1-214172	Japan	Aug. 28, 1989
1-260857	Japan	Oct. 18, 1989
2-23669	Japan	Jan. 25, 1990
2-197173	Japan	Aug. 3, 1990
2-94478	Japan	April 5, 1990
0 457 434 A1	Europe	Nov. 21, 1991

Publications

OHKUBO, et al., "16Mbit SRAM Cell Technologies for 2.0V Operation," 1991 IEEE, IEDM, pp. 91-481 - 91-484.

LIU, et al., "Inverted Thin-Film Transistors with a Simple Self-Aligned Lightly Doped Drain Structure," IEEE Transactions on Electron Devices, Vol. 39, No. 12, December 1992.

LIU, et al., "High Reliability and High Performance 0.35μm Gate-Inverted TFT's for 16Mbit SRAM Applications Using Self-Aligned LDD Structures," 1992 IEEE, IEDM 92-823 - 92-826.

FURUTA, et al., "Hot-Carrier Induced Ion/Ioff Improvement of Offset PMOS TFT," 1991 Symposium on VLSI Technology, Digest of Technical Papers, IEEE Cat. No. 91, Ch. 3017-1, pp. 27-28.

WOLF, et al., Silicon Processing for the VLSI Era, Vol. 1 - Processing Technology, 1986, Lattice Press, pp. 308-309.

DOCKET NO. 91-C-134D2 (STMI01-00098) **DIVISIONAL APPLICATION**

FICHTNER, W. et al., "Experimental Results on Submicron-Size p-Channel

MOSFET's," IEEE Electron Device Letters, Vol. EDL-3, No. 2 (February 1982).

Article entitled "A Polysilicon Transistor Technology for Large Capacity SRAMs"

by S. Ikeda, et al., IEDM 90, pp. 469-472, 1990.

Article entitled "A 5.9 µm² Super Low Power SRAM Cell Using a New Phase-Shift

Lithography" by T. Yamanaka, et al., IEDM 90, pp. 477-480, 1990.

HAYASHI, et al., "A High Performance Polysilicon TFT Using RTA and Plasma

Hydrogenation Application to High Stable SRAMs of 16Mbit and Beyond," 1992 Symposiun on

VLSNechnology Digest of Technical Papers, 1992 IEEE, pp. 36-37.

Applicant hereby expressly reserves the right to swear behind the effective dates of any of

the above Patents and to question the relevance and materiality of the Patents and Publications listed

herein, in whole, in part, or in combination, subsequent to filing this Information Disclosure

Statement.

Respectfully submitted,

DAVIS MUNCK, P.C.

Date: 3-29-04

Registration No. 3

P.O. Box 802432

Dallas, Texas 75380

Phone: (972) 628-3600

(972) 628-3616

email: dvenglarik@davismunck.com

-3-

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known

Substitute for form 1449/PTO **Application Number** Filing Date INFORMATION DISCLOSURE First Named Inventor Ravishankar Sundaresan STATEMENT BY APPLICANT Art Unit (Use as many sheets as necessary) **Examiner Name** Attorney Docket Number 91-C-134D2 (STMI01-00098)

			U. S. PATENT	DOCUMENTS	
Examiner Initials*	Cite No. ¹	Document Number Number-Kind Code ^{2 (f known)}	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	AA	^{US-} 4,581,623	04/08/1986	Wang	
_	AB	^{US-} 4,592,825	08/28/1990	Yoshida	
	AC	^{US-} 5,112,764	05/12/1992	Mitra et al	
	AD	^{US-} 5,198,379	03/30/1993	Adan	
	ΑE	^{US-} 5,262,655	11/16/1993	Ashida	
		US-			

		FORE	IGN PATENT DOC	JMENTS		
Examiner Cite Initials* No.1	Cite No.1	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages	
		Country Code ³ "Number ⁴ "Kind Code ⁵ (if known)	MM-DD-YYYY	, pp. sam or chod boarner	Or Relevant Figures Appear	T⁵
	AF	JP 7132365	08/16/1982			
	AG	JP 3-260162	10/27/1988	NEC Corp		Г
	АН	JP 1-179367	07/17/1989	NEC Corp		
	Al	JP 1-214172	08/28/1989	Nippon Teleg.		
	AJ	JP 1-260857		Oki Electric		
	AK	JP 2-23669	01/25/1990	Seiko Epson		

Examiner	Di	ate	
Signature			
Oignatare	1 C	Considered	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known Substitute for form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet

Application Number		
Filing Date		_
First Named Inventor	Ravishankar Sundares	_
Art Unit		
Examiner Name		_

Attorney Docket Number 91-C-134D2 (STMI01-0

U. S. PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant			
		Number-Kind Code ^{2 (# known)}			Figures Appear			
		US-						
		US-						
		US-						
		US-						
		US-						
		US-						
		US-						
		US-						
<u>-</u>		US-						
_		US-		-				
		US-						
		US-						
		US-	-		<u> </u>			
		US-						
		US-						
		US-						
		US-	 					
		US-						
		US-						

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No.1	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages			
		Country Code ³ Number ⁴ Kind Code ⁵ (if known)	MM-DD-YYYY		Or Relevant Figures Appear	T⁵		
_	ВА	JP 2-197173	08/03/1990	Fujitsu Ltd.				
	ВВ	JP 2-99478	04/05/1990	Toshiba Corp.				
	ВС	EP 0 457 434 A1	11/21/1991	Sharp Kabushiki				
						L		

Examiner	Date	
0:		
Signature	Considered	
		1

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹ Applicant's unique citation designation number (optional). ² See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application from to the USPTO. Time will vary depending upon the individual case. Any commental including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any commental control of the complete depending upon the individual case. Any commental case is the control of the complete depending upon the individual case. Any commental case is the control of on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08B (08-03) Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Und	ler the Paperwork Red	duction Ac	t of 1995, no persons ar		of information unless it contains a valid OMB control number.	
Substitute for form 1449/PTO				Complete if Known		
				Application Number		
INFO	DRMATION	I DIS	CLOSURE	Filing Date		
STA	TEMENT E	BY AI	PPLICANT	First Named Inventor Ravishankar Sundares		
				Art Unit		
(Use as many sheets as necessary)			ecessary)	Examiner Name		
Sheet	3	of	3	Attorney Docket Number	91-C-134D2 (STMI01-0	

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
_	CA	OHKUBO, et al., "16Mbit SRAM Cell Technologies for 2.0V Operation," 1991 IEEE, IEDM, pp. 91-481 - 91-484.	
	СВ	LIU, et al., "Inverted Thin-Film Transistors with a Simple Self-Aligned Lightly Doped Drain Structure," IEEE Transactions on Electron Devices, Vol. 39, No. 12, December 1992.	
	СС	LIU, et al., "High Reliability and High Performance 0.35 m Gate-Inverted TFT's for 16Mbit SRAM Applications Using Self-Aligned LDD Structures," 1992 IEEE, IEDM 92-823 - 92-826	
	CD	FURUTA, et al., "Hot-Carrier Induced Ion/Ioff Improvement of Offset PMOS TFT," 1991 Symposium on VLSI Technology, Digest of Technical Papers, IEEE Cat. No. 91, Ch. 3017-1, pp. 27-28	
	CE	FICHTNER, W. et al., "Experimental Results on Submicron-Size p-Channel MOSFET's," IEEE Electron Device Letters, Vol. EDL-3, No. 2 (February 1982).	
	CF	Article entitled "A Polysilicon Transistor Technology for Large Capacity SRAMs" by S. Ikeda, et al., IEDM 90, pp. 469-472, 1990.	
	CG	Article entitled "A 5.9 m2 Super Low Power SRAM Cell Using a New Phase-Shift Lithography" by T. Yamanaka, et al., IEDM 90, pp. 477-480, 1990.	
	СН	HAYASHI, et al., "A High Performance Polysilicon TFT Using RTA and Plasma Hydrogenation Application to High Stable SRAMs of 16Mbit and Beyond," 1992 Symposium on VLSI Technology Digest of Technology Papers, 1992 IFFE, pp. 36-37.	
	CI	WOLF, et al., Silicon Processing for the VLSI Era, Vol. 1 - Processing Technology, 1986, Lattice Press, pp. 308-309.	

Examiner	 Date	
Signature	Considered	
4-1444		

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.